SHARP SERVICE MANUAL

CODE: 00Z



MODEL BO-A300

CONTENTS
CHAPTER 1. HARDWARE SPECIFICATIONS
CHAPTER 2. HARDWARE DESCRIPTION
CHAPTER 3. NOTE FOR SERVICING
CHAPTER 4. DISASSEMBLY AND ASSEMBLY
CHAPTER 5. DIAGNOSTIC
CHAPTER 6. TROUBLESHOOTING
CHAPTER 7. CIRCUIT DIAGRAM AND PARTS LAYOUT
PARTS GUIDE
ard Stot
CONTIDENTIAL

Parts marked with "A" is important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.

SHARP CORPORATION

This document has been published to be used for after sales service only. The contents are subject to change without police.

CHAPTER 1, HARDWARE SPECIFICATIONS

1. CPU

Processor: Clock Speed: ARM610, 32-bit RISC 20MHz (Original oscillation: 40MHz)

2. Display

Resolution: Display Size: 336×240 100.77 × 71.97 mm (3.96" × 2.83")

3. Storage

3-1. RAM

Capacity: User Area:

Approx. 190 KB (Pending)

3-2. ROM

Capacity:

640 KB

8. Power Supply

8-1. Internal Battery

Battery Type: Output: Battery Life:

AIMn (AAA × 4) or Ni-Cd Battery Pack (Option) 6VDC 1.4 Watt (Pending)

8-2. AC Adapter (Option)

Input: Output:

100 to 240 V 7 VDC, 500 mA

9. Size

9-1. Dimensions

Height: Width: Depth: Stylus Pen: 27.8 mm (1.09"); without feet 111.5 mm (4.39") 181.5 mm (7.15") 125.7 × 8.5 × 5.5 mm (4.95" × 0.33" × 0.22")

9-2. Weight

Approx. 440 g (including battery)

4. Interface

4-1. Infrared (IR) Interface

Communication Scheme: One-way communication Transmission Rate: 19.200 bps (Max.) Communication Range: 8 cm - 80 cm

4-2. RS-422

Communication Bate: Up to 2M bps (Software programmable) Connector: 8-pin mini-DIN connector

4MB

4-3. Speaker

Frequency Range: 1 KHz ~ 10 KHz Volume: Software Control 4 steps + None

5. Stylus Pen

No Cable, No switch

6. IC Card Slot


Interface: Number of slots: 68 Pin PCMCIA 2.0 (Type1 or 2) 1 slot

7. CMOS Memory Backup Battery


Battery Type: CR2032 × 1 Output: 3 VDC Battery Life: 100 days after exhaustion of main battery (Pending)

CHAPTER 2. HARDWARE DESCRIPTION


1. Block diagram




2. Memory map explanation



3. Chip select and related explanation



ASIC: APPLICATION SPECIFIC INTEGRATED CIRCUIT



5. LC, LSI description


1-1 Block Diagram (ARM 610)

① ARM610 (CPU) description


The ARM610 (CPU) is a 32-bit RISC microprocessor which is equipped with an MMU (Memory Management Unit) and a 4KB cash memory.

The ARM has input clocks FCLK and MCLK, MCLK signal is used in the memory cycle of the ARM. In making access the RAM or the ROM, the access speed is at a high level in order to reduce the difference in the access speed of the ARM. So the ARM must be weighted, in this case, however, the ARM is not directly weighted, but MCLK signal is extended via ASIC and memory access is performed. The FCLK's 40MHz clock is divided into 20MHz by ASIC. 20MHz ARM system clock 772772772772772

NAME	PIN	1/0	DESCRIPTION	
A (31:0)		0	Address bus	Address bus
ABE	74	1	Address bus enable	Bus Controls
ABORT	138	1	External abort	Memory Interface
NBW	72	0	Not byte/word WORD/BYTE selection	Control Bus
D (31:0)		I/O	Data bus	Data bus
DBE	4	1	data bus enable	Bus Controls
FCLK	139	1	Fast clock input	CLOCKS
NFIQ	131	1	Not fast interrupt request.	Interrupts
NIRQ	132	1	Not interrupt request.	Interrupts
LOCK	73	0	Locked operation.	Control Bus
MCLK	140	1	Memory clock input.	CLOCKS
NMREQ	2	0	Not memory request.	Memory Interface
MSE	1	1	Memory request/ Sequential enable	Bus Controls
ALE	117	1	Address latch enable.	Bus Controls
NRESET	137	1	Not reset.	Control Bus
NRW	71	0	Not read/write	Control Bus
SEQ	3	0	Sequential address	Memory Interface
SNA	144	1	Synchronous/not Asynchronous.	CLOCKS
NTEST	13	1	Not test.	DEVICE TEST
TCLK	53	I	Test interface reference clock	DEVICE TEST
TDI	49	1	Test interface data input.	DEVICE TEST
TDO	48	0	Test interface data output.	DEVICE TEST
TMS	52	1	Test interface mode select	DEVICE TEST
NTRST	50	I	Test interface reset.	DEVICE TEST
NWAIT	143	1	Not wait.	CLOCKS
VDD		1	Positive Supply	POWER
VSS		1	Ground Supply	GND
TESTOUT		0	Test bus output	CHIP TEST
TESTIN		1	Test bus input	CHIP TEST



Functional Diagram



② ASIC (Application Specific Integrated Circuit) description

Measurement pad position

- The ASIC used in Junior-1 has the following functions:
- 1. The ARM 610 (CPU) bus control (ARM bus glue logic)
- 2. Memory control
- 3. PCMCIA parallel I/O bus
- 4. SCC control
 - Serial port control. Communication support with a Mackintosh serial port, IR communication control
- 5. Power management system
- 6. LCD display control
- 7. Tablet control
- 8. Sound generation
- 9. Clock function

* Power management

(Start) There are following three conditions for starting operations from the standby state.

- (1) 32.768KHz is oscillating.
- (2) Batt-fault is HIGH.

(3) VCC-Fault turns HIGH within the specified time.

When the reset or ON-SW is inputted under the above conditions, DC-ON becomes HIGH to start the convertor. When it will not operate with the reset OK, check the above three conditions.

(Stop) The system is normally stopped by the software. In case of emergency, however, it is shut down by ASIC.

There are two conditions for the emergency shut down.

1. VCC-Fault is LOW.

2. Batt-Fault is LOW.

When either of the above two occurs, ASIC stops CLK to ARM and fixes the data bus to LOW. To continue the operation when the system returns rom the above conditions, ARM, ASIC, RAM and ROM are connected to the backup system power source.

* Clock adjustment (Advance adjustment)

Advance adjustment

Used jig/meter

Advance meter (Made by Sansei electronics, Model SS-406 + Frequency divider)


Sensor (Contact-type)

Temperature	min.	max.	Center value (reference)
15°C	0.30	-0.20	-0.25
16°C	-0.28	-0.12	-0.20
17°C	-0.26	-0.04	-0.15
18°C	-0.24	+0.04	-0.10
19°C	-0.22	+0.12	-0.05
20 ~ 30 °C	-0.15	+0.15	±0.00
			(sec/day)

* Adjust according to the reference in the table.



* For the adjustment, use a screwdriver.



2-1 Pin Assignments & Signal Descriptions (ASIC)

This appendix lists the signals assigned to each RUNT pin and provides a brief description of each of those signals.

Pin No.	Pin Name	1/0	Active	Signal Description
1	TDI	1	High	jtag serial data in
2	VDD3			
3	GEN_RD_L	0	Low	read signal to a/d converter and sec
4	GEN_WR_L	0	Low	write signal to a/d converter, scc and lcd
5	SCC_A_B	0	High	scc channel a/b select
6	SCC_CE_L	0	Low	scc chip enable
7	SCC_D_C	0	High	scc data/control select
8	RTXCLK	0	High	scc bus clock 3.6364mhz, or 8Mhz
9	SCCWREQA_L	1	Low	scc channel a dma write request
10	SCCWREQB_L	1	Low	scc channel b dma write request
11	SIQ_L	1	Low	scc interrupt
12			High	pre modulated ir data stream from scc
13	IR_TXD_L	0	Low	modulated ir data stream to ir module
14	SCCDTRREQA_L	1	Low	scc channel a dma read request
15	SCCDTRREQB_L	1	Low	scc channel b dma read request
16	ADIQ	1	Hight	a/d interrupt
17	VDD			
18	AD_VREF_ON_L	0	Low	a/d enable voltage reference
19	AD_CS_L	0	Low	a/d chip enable
20	AD_CKI	0	High	a/d clock signal 2.0 mhz
21	GPI	1	High	External system wakeup, serial GPI signal
22	TAB_SWX_L	0	Low	Turn on X sampling drive, avtive low
23	TAB_SWX	0	High	Turn on X sampling drive, active high
24	GND2			
25	TAB_SWY_L	0	Low	Turn on Y sampling drive, avtive low
26	TAB_SWY	0	High	Turn on Y sampling drive, active high
27	TAB_MON	0	High	Set up tablet for threshold measurements
28	TAB_XMON_L	0	Low	Set up tablet for threshold measurements
29	TAB_YMON_L	0	Low	Set up tablet for threshold measurements

Pin No.	Pin Name	VO	Active	Signal Description
30	TABIQ	1	High	tablet interrupt
31	LCD_LVC_ON	0	High	Enable bias voltage generator
32	LCD_CS	0	High	Icd chip enable
33	GND		ringit	iou omp ondoio
34	LCD_CLK	0	High	3.3Mhz clock for
34	LOD_OLK	0	High	LCD operations
35	LCD_BUSY	1	High	
35	LCD_BUST	1	rign	Icd busy
				(operation in
		0		progress)
36	LCD_DC_CLK	0	High	32.768Khz clock for PWM for
37	PWM	0	High	+24V, -5V
31	PVVM	0	High	pwm output to
38	VOLO	0	1.Pak	integrator
38	VOLU	0	High	sound out volume control 0
39	VOL1	0	1.Pla	
39	VOL1	0	High	sound out volume
10	DOWEDHAN	-	1.12-14	control 1
40	POWERMAIN	0	High	enable main
	1 NICAD_IN			power supply
41	NICAD_IN	1	High	nicad batteries
10	1005111171	-		are installed
42	VCCFAULT_L	1	Low	vcc not within
				regulation
43	SAMP_TEMP	0	High	connect
				temperature
				sensor to a/d
				converter
44	SAMP_BACK	0	High	connect lithium
				battery to a/d
				converter
45	GND3			
46	SAMP_MAIN	0	High	connect main
				battery to a/d
				converter
47	SAMP_TAB	0	High	connect tablet to
				a/d converter
48	SYSRESET_L	1	Low	system reset
				switch
49	SYSPOWER_L	1	Low	system power on
				button
50	CARDLOCK_L	1	Low	card lock switch
				disengaged
51	BATCOV_L	1	Low	battery cover
				opened
52	BFAULT_L	1	Low	main battery
				failure or
				disconnected
53	X5VTRIM_ON	0	High	enable card +5V
				supply
54	X5VSERIAL_ON	0	High	enable scc, driver
				and IR supply
55	X5VSOUND_ON	0	High	enable sound out
				supply
56	X12V_CONT_1	0	High	enable voltage
				vpp1, from
				+5VTRM to +12V
57	X12V_CONT_2	0	High	enable voltage
				vpp2, from
				+5VTRM to +12V
_		0	Low	card detect 2
58	PCMCIA0CD2 1			
58	PCMCIA0CD2_L	-	2011	
59	VDD			
		10	Low	write protect/io
59	VDD			

Pin No.	Pin Name	I/O	Active	Signal Description
62	PCMCIADATA2	10	High	data bus
63	GND2			
64	JTCLK	1	High	jtag test clock
65	TRST_L	1	Low	jtag state machine reset
66	PCMCIADATA1	10	High	data bus
67	bvd1/statusChg	1	Low	battery voltage 1/ status change
68	GND			
69	PCMCIADATA0	10	High	data bus
70	PCMCIADATA9	10	High	data bus
71	PCMCIAADR0	10	High	address bus
72	BVD2/SPKR	1	Low	battery voltage 2/ speaker (not supported)
73	PCMCIADATA8	10	High	data bus
74	VDD -			
75	PCMCIAADR1	10	High	address bus
76	REG_L	0	Low	register memory select
77	PCMCIAADR2	10	High	address bus
78	PCMCIAINPACK_L	1	Low	input access valid
79	PCMCIAADR3	10	High	address bus
80	GND3		g.i	
81	PCMCIAWAIT_L	1	Low	wait cycle indicator
82	PCMCIAADR4	10	High	address bus
83	RESET	0	High	card reset
84	GND2	0	High	card reset
85	PCMCIAADR5	10	High	address bus
86	PCMCIAADR6	10	High	address bus
87	GND			
88	PCMCIAADR25	0	Low	address bus
89	PCMCIAADR7	10	High	address bus
90	PCMCIAADR24	10	High	address bus
91	PCMCIAADR12	10	High	address bus
92 -	VDD			
93	PCMCIAADR23	10	High	address bus
94	PCMCIAADR15	10	High	address bus
95	PCMCIAADR22	10	High	address bus
96	PCMCIAADR16	10	High	address bus
97	PCMCIAADR21	10	High	address bus
98	GND		····git	4001000 000
99	BUSY/INTREQ_L	1	Low	card busy/card interrupt
00	PCMCIAADR20	10	High	address bus
01	WE_PRGM_L	10	High	write enable
02	VDD3			
03	PCMCIAADR19	10	High	address bus
04	PCMCIAADR14	10	High	address bus
05	PCMCIAADR18	10	High	address bus
06	VDD		. ingit	
07	PCMCIAADR13	10	High	address bus
08	PCMCIAADR17	10	High	address bus
09	PCMCIAADR8	10	High	address bus
10				
	IO_WR_L	0	Low	io cycle write
111	PCMCIAADR9	10	High	address bus
112	GND2			
13	IO_RD_L	0	Low	io cycle read
14	PCMCIAADR11	10	High	address bus
15	CE2_L	0	Low	card enable 2 (MSB)

Pin No.	Pin Name	1/0	Active	Signal Description
116	PCMCIAADR10	10	High	address bus
117	PCMCIADATA15	10	High	data bus
118	GND			
119	CE1_L	0	Low	card enable 1 (LSB)
120	PCMCIADATA14	10	High	data bus
121	PCMCIADATA7	10	High	data bus
122	PCMCIADATA13	10	High	data bus
123	PCMCIADATA6	10	High	data bus
124	VDD			
125	PCMCIADATA12	10	High	data bus
126	PCMCIADATA5	10	High	data bus
127	PCMCIADATA11	10	Low	data bus
128	TMS	1	High	itag control input
129	TDO	0	High	jtag serial data out
130	PCMCIADATA4	10	High	data bus
131	PCMCIADATA3	10	High	data bus
132	PCMCIA0CD1_L	1	Low	card detect 1
133	PCMCIAOE_L	0	Low	output enable
134	RAMCS[7]	0	High	*ram chip select, bank1, byte0, D<3124>*
135	RAMCS[6]	0	High	*ram chip select, bank1, byte1, D<2316>*
136			 ram chip select, bank1, byte2, 	
137	RAMCS[4]	0	High	*ram chip select, bank1, byte3, D<70>*
138	RAMCS[3]	0	High	*ram chip select, bank0, byte0, D<3124>*
139	RAMCS[2]	0	High	*ram chip select, bank0, byte1, D<2316>*
140	RAMCS[1]	0	High	*ram chip select, bank0, byte2, D<158>*
141	RAMCS[0]	0	High	*ram chip select, bank0, byte3, D<70>*
142	GND			
143	OSC32KIN	1	High	32khz crystal connection
144	OSC32KOUT	0	High	32khz crystal connection
145	OSC40MIN	1,	High	40mhz clock input
146	GND			
147	RAMWE_L	0	Low	ram write enable
148	RAMOE_L[3]	0	Low	*ram output enable, byte0, D<3124>*
149	RAMOE_L[2]	0	Low	*ram output enable, byte1, D<2316>*
150	RAMOE_L[1]	0	Low	*ram output enable, byte2, D<158>*
151	RAMOE_L[0]	0	Low	"ram output enable, byte3, D<70>"
152	GND2			

Pin No.	Pin Name	1/0	Active	Signal Description
153	ADDR[31]	10	High	address bus
154	ADDR(30)	10	High	address bus
155	VDD			
156	ADDR[29]	10	High	address bus
157	ADDR[28]	10	High	address bus
158	ADDR[27]	10	High	address bus
159	GND3		ingit	4441000 000
160	ADDR[26]	10	High	address bus
161	ADDR[25]	10	High	address bus
162	VDD3	10	High	address bus
162	ADDR[24]	10	High	address bus
		10	High	address bus
164	GND	10	1.17-1-	
165	ADDR[23]		High	address bus
166	ADDR[22]	10	High	address bus
167	ADDR[21]	10	High	address bus
168	ADDR[20]	10	High	address bus
169	ADDR[19]	10	High	address bus
170	VDD			
171	ADDR[18]	IO	High	address bus
172	ADDR[17]	10	High	address bus
173	ADDR[16]	10	High	address bus
174	ADDR[15]	10	High	address bus
175	ADDR[14]	10	High	address bus
176	GND2		1	1
177	GND			
178	ADDR[13]	10	High	address bus
179	ADDR[12]	10	High	address bus
180	ADDR[11]	10	High	address bus
181	ADDR[10]	10	High	address bus
182	ADDR[9]	10	High	address bus
183	ADDR(8)	10	High	address bus
184	ADDR[7]	10	High	address bus
185	VDD -	10	riigii	auurese 005
185	ADDR(6)	10	High	address bus
			High	
187	ADDR[5]	10	High	address bus
188	ADDR[4]	10	High	address bus
189	GND			
190	ADDR[3]	10	High	address bus
191	ADDR[2]	10	High	address bus
192	LSITEST_PO	0	High	Isi test output
193	LSITEST_TN	1	Low	lsi test input (tri-
				state all pins)
194	GND			
195	ADDR[1]	10	High	address bus
196	ADDR[0]	10	High	address bus
197	DATA[31]	10	High	data bus
198	GND2			
199	DATA[30]	10	High	data bus
200	DATA[29]	10	High	data bus
201	GND			
202	DATA[28]	10	High	data bus
203	DATA[27]	10	High	data bus
204	DATA[26]	10	High	data bus
205	DATA[25]	10	High	data bus
205	VDD	10	night	ound DUS
206		10	High	data hur
207	DATA[24]	10		data bus
	DATA[23]		High	data bus
209	DATA[22]	10	High	data bus
210	DATA[21]	10	High	data bus
211	GND			
212	DATA[20]	10	High	data bus

Pin No.	Pin Name	1/0	Active	Signal Description
	DATA[19]	10	High	data bus
	DATA[18]	10	High	data bus
	DATA[17]	10	High	data bus
		10		data bus
	DATA[16]	10	High	data bus
	VDD			
218	DATA[15]	10	High	data bus
219	DATA[14]	10	High	data bus
220	DATA[13]	10	High	data bus
	DATA[12]	10	High	data bus
	DATA[11]	10	High	data bus
	GND	10	riigii	Uata UUS
		10	1.0.1	
	DATA[10]	10	High	data bus
	DATA[9]	10	High	data bus
226	GND2			
227	DATA[8]	10	High	data bus
228	DATA[7]	10	High	data bus
	DATA[6]	10	High	data bus
	VDD		. ngn	
		10	1.17-1-	data hara
	DATA[5]	10	High	data bus
	DATA[4]	10	High	data bus
233	DATA[3]	10	High	data bus
234	DATA[2]	10	High	data bus
	GND			
	DATA[1]	10	High	data bus
	DATA[1]	10	High	data bus
		10	nigh	Uata UUS
	VDD3			
239	ar		"rom chip select and output enable, bank1"	
240	ROMCS_L[0] O Low "		"rom chip select and output enable, bank0"	
241	FCLK	0	High	"arm processor clock, 20mhz"
242	MCLK	0	High	*arm bus interface clock, 10mhz*
	IRQ_L	0	Low	arm normal priority interrupt
	GND3			
	FIQ_L	0	Low	arm high priority interrupt
246	RESET_L	0	Low	arm reset
247	ALE	0	High	arm address latch enable
	VDD			
	BE	0	High	arm bus and control signal enable
250	R_L_W	10	High	arm read/write indication (active low read)
251	B_L_W	10	High	arm byte/word indication (active low byte)
252			High	arm interlocked bus transaction
	MREQ_L	I	Low	arm memory request indication
	ABORT	0	High	arm illegal access abort
	AD_CONV_L	0	Low	a/d converter conversion start
256	GND			

③ Z85C30 description


The Z85C30 is called Serial Communication Controller (SCC) and is equipped with 2-channel port.


In Junior-1, channel A controls RS422 serial port and channel B controls 1R unit.


ASIC has four DMA's for SCC channel A and B (???????????????), and data transmission is enabled between SCC and ASIC and memory without going through the CPU.

Name	Pin	1/0	Description	1
RD	41	1	READ	Bus timing
WB	40	1	WRITE	and reset Bus timing
WH	40		WRITE	and reset
RTXCA	13	1	RECEIVE/TRANSMIT CLOCK A	Channel clock
RTXCB	32	1	RECEIVE/TRANSMIT CLOCK B	Channel clock
TRXCA	15	. 1/0	TRANSMIT/RECEIVE	Channel clock
TRXCB	30	I/O	TRANSMIT/RECEIVE CLOCK B	Channel clock
CTSA	21	I	CLEAR TO SEND A	channel control
CTSB	25	1	CLEAR TO SEND A	channel control
DCDA	22	1	DATA CARRIER DETECT A	channel
DCDB	24	1	DATA CARRIER DETECT A	channel control
DREQA	19	0	DATA TERMINAL READY/REQUEST A	channel control
DREQB	27	0	DATA TERMINAL READY/REQUEST B	channel control
RTSA	20	0	REQUEST TO SEND A	channel control
RTSB	26	0	REQUEST TO SEND B	channel control
SYNCA	12	I/O	SYNCHRONIZATION A	channel control
SYNCB	33	1/0	SYNCHRONIZATION B	channel control
WREQA	11	0	WAIT REQUEST A	channel control
WREQB	34	0	WAIT REQUEST B	channel control
A//B	39	I	CHANNEL A/CHANNEL B SELECT	Control
CE	38	1	CHIP ENABLE	Control
D//C	37	1	DATA/CONTROL SELECT	Control
D (7:0)		1/0	DATA BUS	Data bus
IEI	7	1	INTERRUPT ENABLE	Interrupt
IEO	8	0	INTERRUPT ENABLE	Interrupt
INT	6	0	INTERRUPT REQUEST	Interrupt
INTACK	9	1	INTERRUPT ACKNOWLEDGE	Interrupt
RXDA	14	1	RECEIVE DATA A	Serial data
RXDB	31	1	RECEIVE DATA B	Serial data
TXDA	16	0	TRANSMIT DATA A	Serial data
TXDB	29	0	TRANSMIT DATA B	Serial data
GND	35	-	GND	
PCLK	23	1	CLOCK	
+5V	10		VCC	

3-1 BLOCK DIAGRAM (Z85C30)








4 LTC902

The LTC902 is a driver to perform sending and receiving of TTL level serial data from SCC in the RS422 standards. Junior-1 supports Local Talk on this port.

Name	Pin	I/O	Description	
TXD	1	1	TTL level different driver input	
DTR	2	1	TTL level single-end inverting driver input	
TXEN	3	0	TTL level differential driver output enable	
SHUTD	4	I	TTL level shutdown input	
RXEN	5	1	TTL level receiver input	
GPI	6	0	Inverting single-ended receiver output	
HSKI.R	7	0	Non-inverting single-ended receiver output	
SRXDO	8	0	Differential receiver output	
GND	9		GND	
RXD+	10	1	Non-inverting input to differential receiver	
RXD-	11	1	Inverting input to differential receiver	
HSKI	12	1	Non-inverting receiver input	
GPI	13	1	Inverting receiver input	
Vee	14		Negative supply (-5V)	
HSKO	15	0	Single-ended inverting driver output	
TXD+	16	0	Non-inverting driver output	
TXD-	17	0	Inverting differential driver output	
VCC	18		Positive supply +5V	

Serial port pin arrangement



Name	Pin	1/0	Description
CLK	1	0	RxD, TxD CLOCK
HSKI	2	1	Handshake input or external clock
TxD-	3	0	Transmitted Data (inverted)
SG	4		Signal Ground
RxD-	5	1	Received Data (inverted)
TxD+	6	1	Balanced Transmit
GPI	7	1	General-purpose input
RxD+	8	1	Balanced Receive

(5) AD7880

The AD7880 ia a 12-bit A/D convertor which operates on signal +50 at high speeds with low power consumption. It is composed of the 3usec operation track/hold amplifier, the serial comparison type ADC with conversion time of 12asec, the interface logic of multi-functions, and the input range variable circuit. It is also equipped with the power save feature.

The MODE pin is used in the power save mode. The measurement range of voltage is 0 - +58 VW. There are five voltages which are measured with the AD convertor; the tablet X axis, the Y axis, the temperature detection (thermister division), the main battery, and the backup battery. To select the inputs, IC25 analog SW is controlled with the ASIC control pin.

When the AD convertor does not operate properly, the following points must be checked.

CLKIN: 2MHz CLOCK


VREF: Same voltage as VDD.

MODE: Turns high when operating.

CS, RD: Operates.

IC25: Operates.

Block diagram





Pin descriptions

Pin No.	Pin name	Descriptions
1	VINA	Analog input
2	VINB	Analog input
3	AGND	Analog ground
4	VHRF	Voltage reference input. Normally connected to V????.
5	CS	Chip select. Active LOW logic input. When this input is LOW, this device is selected.
6	CONVST	Conversion start. When this input is switched from LOW to HIGH, the track hold goes into the hold mode, starting conversion. CONVST input is asynchronous with CLKIN, and independent from CS and RD.
- 7	RD	Read. Active LOW logic input. This input is used to enable the data output when CS becomes LOW.
8	BUSY	Active LOW logic output. This signal indicates the convertor state. BUSY becomes LOW during conversion.
9	CLKIN	Clock input. TTL-compatible logic input. Used as the clock signal source for the A/D convertor. The mark/space ratio of this clock signal is in the range of 40/60 - 60/40.
10	DGND	Digital ground
11-22	DB0~DB11	3-state data output. When CS and RD become LOW at the same time, this signal becomes active.
23	MODE	MODE input. Used to set the device to the power save mode. (When MODE=0V, the power save mode.) At logic HIGH (MODE=V??), normal operations.
24	VDD	Power voltage. Rated value +5V.


6 LVC (SC3611)

1) Brief functional description

LCD driver power control

Input potentiometers, VR1-VR8, perform D/A conversion to set up output voltages V1, V3-V6 that controlled by VCC input line and on and off of the VEES output.

2) Block diagram




SC3611 block diagram

3) Pin description

Pin No.	Signal name	IN/OUT	Description
2-9	VR1~VR8	IN	As an 8-bit digital value is set with VR1 set to SB and VR8 to MSB, the LCD drive voltage is controlled. (Control input)
11~15	V1, V3-V6	OUT	V3 = $\frac{12}{13}$ V1, V4 = $\frac{11}{13}$ V1, V6 = $\frac{1}{13}$ V (LCD power supply line)
20	CTRL	-	Using the bias current setting, the output capacity is controlled by V1, V3-V6. (Bias line)
18	VEE	IN	Source power supply to issue the LCD power supplies V1, V3-V6. (LCD power supply input)
17	VEES	OUT	VEE is produced when VCC(SW) is at a high and high impedance when VCC(SW) is at a low.
16	RIN1	IN	Same voltage as V1. It has no buffer function. (Bias line)
12	GND	-	
19	DIS	IN	Output discharge control. Not used.

6. Power circuit (5V stabilizing power)



TR8: Boosting FET TR5: Dropping FET

Power circuit operations (5V stabilizing power)

 IC21 (RS5RMSH45B) has the 5.5V regulator and the external boosting DC/DC convertor control pin to control boosting FET TR8.

IC22 (RN5RG50) controls dropping FET TR5. IC21 and IC22 chip select is performed by ASIC DC ON signal.

IC21 chip select CE pin stops only the boosting control circuit when not active (CE = H). (Power save mode)

Though IC21 internal regulator circuit is in standby state, the regulate voltage is outputted from VOUT.

This voltage (VOUT) is supplied to ASIC, ARM, ROM, RAM, and LCD unit.

When ASIC starts power ON operation, IC21 and IC22 are chipselected to operate the boosting/dropping circuit of TR8/TR5, stabilizing the power.

 IC21 VOUT pin output voltage is inputted to IC21 voltage detection pin VDIN. When VDIN fails below 4.5V, IC21 VDOUT supplies a low output, which is inputted to ASIC as VCC FAULT signal. Then ASIC terminates the system operation.

When CE = H during the system operation is terminated, VDD is outputted from IC21 VOUT.

When the input voltage rises above 5.5V, VOUT outputs the regulate output of 5.5V.

= Note for servicing

Since the FET used in this circuit is weak in static electricity, use great care for anti-static-electricity measures such as a grounding band when servicing.


7. Power circuit (Boosting circuit)

LCD boosting circuit


The power to operate the LCD is generated by the step-type choppersystem convertor as described below:

The 32.768MHz clock is inputted to the convertor 1A as the LCD DC CLK through the internal gate of ASIC. The LCD DC CLK is controlled by the ASIC gate and applied to the convertor when the power is turned on. When the power is turned off, it is fixed to LOW.


When the LCD DC CLK is supplied to the convertor and input 18 becomes HIGH, TR3 is turned ON/OFF from IC18 output 1Y. During ON period of TR3, coil L is charged with energy. During OFF period of TR3, coil L discharges the energy. The output voltage is controlled by zenor D5. When the output exceed the total of zenor voltage (27/) and IC33 VBE, IC33 is turned on. Then IC18 input 18 becomes LOW. IC18 1Y is fixed to LOW until the output voltage fails, and the convertor is stopped.



* Set OFF: VCC is supplied to 28V output, but it is turned off (transistor SW) in LVC (SC3611). So it is not supplied to the LCD driver.



8. Low battery circuit



Voltage Vin inputted from the battery or the AC adapter is inputted to IC23 voltage detection input pin (2 pin). IC23 is monitoring.

When in low battery, if this voltage falls below 3V, IC23 judges it as BATT FAULT signal and turns 1 pin active.


BATT FAULT signal is inputted to ASIC. When ASIC detects this signal, it terminates the current operation forcibly and turns off the power.

The voltage fails to BATT FAULT voltage by battery exhaustion. When the battery is replaced with new one and the power voltage recovers, the operation is started by turning on the power ON SW.

Low battery detection by the hardware is only BATT FAULT. Low battery display during the OS operation is performed by judging the battery voltage detected from the AD convertor with the software.

The 5V convertor output is monitored by IC21. When +5V DC output falls below 4.5V, the above BATT FAULT operation is performed. This is to protect the memory in case of abnormality such as breakdown of the 5V convertor.

9. Tablet circuit



Tablet circuit description

* OS mode

The tablet control TR, the AD convertor, and the ASIC are used to detect the transparent tablet position. The A/D convertor converts ????

converts the analog voltage into 12-bit data tablet positions, ???? pressed ??? X, Y direction ???

(If the pressed level is judged as equal to or higher than the specified level, conversion is performed.)

The tablet applies a voltage in X and Y directions in time division with the control TR. In the X direction measurement, a voltage corresponding to the pressed position is outputted to YL. In the Y direction measurement, it is outputted to XL.

The ASIC controls the A/D convertor and the control TR.

To reduce power consumption in the OS mode, the tablet input interruption is detected with INIT signal by the ASIC. Only when there is a tablet input, the AD7880 is switched from the power save mode to the normal mode by the control of ASIC and the AD7880 is operated. (For switching from the power save mode to the normal mode, the AD7880 mode pin is used. When MODE = , the power save mode. When MODE = +, the normal mode.) * Diag mode

During a diag operation, INIT signal interruption is not used and the AD7880 always detects inputs of the X axis and the Y axis of the tablet.

Therefore, the tablet input operation differs between the OS operations and the diag operations. If the tablet operates normally only in the diag mode and does not operate normally in the OS mode, check MON, XMON, and YMON prins.

10. PCMIA card interface

The major function of the PCMIA card is to send and receive data between the card and the CPU or the system memory. Though AFM610 data bus is of 32 bits, the PCMIA data bus is of 15 bits. So 16-bit data are converted into 32-bit inside the ASIC and an access is made.

The PCMIA supports two types; the memory card type and the I/O card type.

For the corresponding memory card, PCMAIA 2.0 version mask ROM, EPROM, flash memory, and SRAM card can be used. (some cards may require installation of a special card driver.) the I/O card allows the use of a Modem and LAN.

Pin arrange- ment	Pin No.	PCMCIA	PCMCIA function. () shows the function when the I/O car is operating.
1	1	GND	
2	35	GND	
3	2	D3	
4	36	-CD1	Card detection
5	3	D4	
6	37	D11	
7	4	D5 .	
8	38	D12	
9	5	D6	
10	39	D13	
11	6	D7	
12	40	D14	
13	7	-CE1	Card enable
14	41	D15	
15	8	A10	
16	42	-CE2	Card enable
17	9	-OE	Output enable
18	43	RFSH	Refresh
19	10	A11	
20	44	(-I/ORD)	Reservation (I/O READ)
21	11	A9	
22	45	(-I/OWR)	Reservation (I/O WRITE)
23	12	A8	(in the served of the served o
24	46	A17	
25	13	A13	
26	47	A18	
27	14	A14	
28	48	A19	
29	15	-WE/-PGM	Write enable
30	49	A20	WING GRADIE
31	16	+RDY/-BSY	Ready/busy (-IREQ interruption request)
32	50	A21	
33	17	VCC	5V
34	51	VCC	5V
35	18	VPP1	Program power (Power for peripheral devices)
36	52	VPP2	Program power (Power for peripheral devices)
37	19	A16	
38	53	A22	
39	20	A15	
40	54	A23	
41	21	A12	
42	55	A24	
43	22	A7	
44	56	A25	
45	23	A6	
46	57	RFU	Reserved
47	24	A5	
48	58	+RESET	
49	25	A4	

Pin arrange- ment	Pin No.	PCMCIA	PCMCIA function. () shows the function when the I/O card is operating.
51	26	A3	
52	60	(-INPACK)	Reserved (Input response)
53	27	A2	
54	61	-REG	Attribute memory space select
55	28	A1	
56	62	BVD2	Battery voltage detection (-SPKR digital sound signal)
57	29	AO	1
58	63	BVD1	Battery voltage detection (-STSCHG card state change)
59	30	D0	
60	64	D8	
61	31	D1	
62	65	D9	
63	32	D2	
64	66	D10	
65	33	+WP	Write protect (16 bit I/O port)
66	67	-CD2	Card detection
67	34	GND	
68	68	GND	

IC card connector




* Be careful that the pin arrangement of the IC card connector is irregular as shown above.

11. Sound control

JUNIOR-1 sound output system is of 8 bit PWM using 10MHz as the basic clock. Sound PWM signal is generated inside the ASIC and outputted to IC4.

One of two operation amplifiers of IC4 is used as the low pass filter, and the other is used as the amplifier. The low pass filter characteristics are determined by R6, R7, R8, C5, C6, and C7.


The FWM output from the ASIC is passed through the low pas filter and decoded. The decoded output is amplified by the amplifier and passed through [C1 to operate the speaker. The amplification ratio from the ASIC to the speaker is determined by the resistance ratio of R78 and R79, and the resistance ratio of R1, R2, R3, and R4. Connection of R1 and R2 to the circuit is controlled by two analog withthes (IC38 and IC40), supplying four levels of amplication ratio




CHAPTER 3. NOTE FOR SERVICING

1. Monitoring the Main Batteries

Unless you plug Newton into an electrical outlet, it draws power from the main batteries when you use it. Here's how to check how much battery power you have left:




Open the extras drawer to look at the battery gauge.




Pay attention to the warnings that appear on the screen.

When you see this warning, you have about an hour of battery life left (depending on what you're doing). If you don't change the batteries in time, Newton will turn itself off. 3. Use your thumb to slide off the panel that covers the batteries.




- Remove the old AAA batteries and discard them in a legal and safe manner.
- Insert four new AAA batteries, taking care to install them so they match the +/- polarity marked on the plastic holder. (If you're installing a Newton rechargeable battery pack, don't use the plastic and metal AAA battery holder.)
- Put the battery holder back into Newton with the metal door face up and the coin slot to the left.
- 9. Slide the orange switch back to IN USE.
- 10. Replace the panel that covers the batteries.
- Replace the battery only with a lithium battery or its equivalent, as recommended by an authorized Apple dealer.
- · Discard used batteries according to manufacturer's instructions.
- 1. Turn off the Newton device.
- Place Newton screen-side down onto a surface that won't damage the screen.
- 3. Use your thumb to slide off the panel that covers the batteries.
- 4. Slide the orange switch to replace backup.



- 5. Use the Newton pen (orsimilar object) to remove the old battery
- Put in the new lithium battery # or its equivalent. Make sure the battery is + side up.
- 7. Slide the orange switch back to IN USE.
- 8. Replace the panel that covers the batteries.

CHAPTER 4. DISASSEMBLY AND ASSEMBLY

- 2. Remove the screws from the lower cabinet. (A) 2 pcs., B) 3 pcs., C) 2 pcs., D) 1 pc.: Total 8 pcs.)
- Remove dummy card unit ①, pen unit ②, and battery cover unit ③ from the main body. Remove screw blind sheet ④.



(1) Dummy card unit removal


Open and close the lock of the eject unit as shown below:





Lock release Card removal (Locked release state)

(Locked state)

(2) Remove the screw blind sheet at the side of the card insertion hole.








Remove the IR filter A. (Between chassis A and the lower cabinet.)

<Note> When attaching the screws, attach in the sequence of (B), (O), (A), and (D).

3. Speaker lead wire removal



Remove the solder of the speaker lead wire and remove the read wire from the fixing rib. PWB FPC removal




<Note> When unlock the 40-pin connector, be careful not to damage it.



Unlock the 40-pin connector of the PWB.

Remove the FPC.

6. 68-pin eject removal




Remove two fixing screws (B) of the eject unit. Remove pawl (A) from the PWB and pull out the unit.

<Note> when attaching the eject unit, lift section (C) slightly and insert and attach it.

7. Chassis A removal

Remove one screw (a), one screw (b), two screws (c), two screw (c), two screws (c), and two screw (c).




Do not remove screw (B).

<Note> When attaching chassis A, tighten the screws in the sequence of (A) to (E).


Remove the speaker lead wire solder.

<Note> When soldering the lead wire of the speaker, solder at temperature of Max. 608 F for Max. 5 sec and do not mistake the lead wire color.

4. Pressure angle removal




5. PWB unit removal




8. Note for assembly

(1) Chassis B unit check









- · While pushing slier B ①, slide battery replacement SW ② to the left edge and fix it temporarily.
- · Check that reset rubber (3) and reset spacer (4) are inserted as shown in the figure. (No need to consider the rear and the surface of the reset spacer.)


(2) Coil spring attachment



(3) PWB and chassis B unit attachment

Fix chassis B unit (1) to PWB unit (2) with three screws (3). (Set the screws at positions marked with A.)






(4) Speaker attachment and lead wire treatment

- · Insert speaker mesh ① into the center of the speaker hole before attaching speaker (2).
- · When attaching the speaker, slightly press the center to install horizontally and fix it with two screws (3).

(GOOD)








(Insufficient screw tightening)

<Note>

- Do not allow contact between the lead wire of the speaker body and the screw. (Do not put the lead wire beneath the screw head as shown in (A).)
- · Insert the speaker wire (B, R) into the groove in the upper cabinet.


(5) LCD unit attachment

Insert FPC terminal
 into chassis A
 A, insert concave section
 in of the LCD holder into the projected section
 C in chassis A, and fix with screw
 B.




(6) Tablet unit attachment

- Pass the tablet unit pressure section through chassis A and attach section (A).
- Fit the tablet mask external shape (upper side) with chassis A external shape. (B, C)



<Note> Attach the tablet protection sheet in the arrow direction and do not apply a pressure on pressure section ()).

(7) Connector cover attachment




- (8) Cabinet fixing angle attachment and screw tightening
- Attach the U-shaped section of cabinet fixing angle

 B to positioning pin

 A of chassis A and fix with screw


 C.



- (9) Attach the cushion for touch pad, and fix the tablet pressure section.
- When inserting cushion for touch pad ① into chassis A, check L and S do not mistake them.



· Fix the tablet terminal as shown in (A).





CHAPTER 5. DIAGNOSTIC

Tools necessary for diagnostic check of error position

- 1. Diag starter (Short pin, tweezers, etc.)
- 2. Loopback cable for serial check
- 3. 512KB SRAM card of the PCMCIA standard (Sharp CE301R is recommendable.)
- 4. A straight ruler of about 20 cm long

Diag starter using method (When the back cabinet is removed:)





11194 IN 4140


Short these two pads (There are eight pads in total. Do not mistake.)












8pin serial port connectors



Check item		
Display	MAIN MENU MANUFACTURING SERVICE EVALUATION LAUNCH OS	EERVICE MENU
Item Operating procedure	Salact	4 The Discavestic. When formating the SRAM of POMCIA.

Check item	* Before checking IR, set the IR checker in advance.	* Before checking the IC card, set th SRAM.	* Before checking the serial port, set the loopback		0										
										Put X only on the items	to be checked				
Display		DIAG SERVICE MENU	ROM CHECK [*] H	RAM CHECK H	RTC CHECK H	LCD CHECK H	SOUND CHECK H	SERIAL CHECK H	IC CARD CHECK H	THERMISTOR CHECK H	SWITCH CHECK H	IR CHECK H	TABLET CHECK H		
Operating procedure	Put X only on the items to be	checked in the next menu. Since X is put on every item at the	beginning, clear X of items which	are not created by tapping A again.											
Item	5														

Check item	 When performing the IR checks, set the IR checker in distortion. When performing the IC card check, set the SRAM in advance. 	Check that the driver is of Version 2. Note: Do not tap CONT.	More up and prome accerdant to the displayed arrow and cheat that contrast its changes arrowing the Alter checking, adjust so that th display heardecimal number of 2 digits becomes 88 or 80.		Check that the external frame is completely displayers the external frame is completely of signal, but, etc. (next, that pattern E is free from blots under the fines.
Display	Evention after selection	LCD MENU Press at tem 8	BC	Names Dates Extras	Patron A
Operating procedure	Press DIAG SERVICE MENU, and ROM CHECK and ann CHECK are automatically evecuted.	The operation is halted at LCD MENU. Then check the displayed VERSION of LCD DRIVER.	regist LCD MEVL, and VRAM register check goes on to reach the LCD CONTRACT MENU.	and the second shared developed to the second secon	The avenual time is displayed, and pailun B F and altimationy displayed one by one avery time when he icon is tapped.
Item	φ	4	æ .	a	10

x When FAIL is erroneously selected, select PASS again * There is 4-sec interval between the first and the Check that the display contrast is changed smoothly as shown in the left figure. Check that the Check that the sound volume is changed as shown in (This menu is automatically operated and terminated.) Check that the difference between the displayed temperature and the atmospheric temperature is Check that the display changes from OFF to ON when SW its pressed. (When the SW is released, the Note that the IC check is automatically performed alarm sounds at the timing shown in the left figure. CONT display changes from ON to OFF.) Check item FAIL second alarm sounds. PASS the left figure. within ±5 C. after that. PRESS CARD LOCK ON PRESS CARD LOCK ON "CONT" of FAIL + CONT" PASS PASS PASS PRESS NICD ON SOUND MENU 19.3 LCD DISP MENU 0 Display TEMPERATURE * Card lock-SW VICD SW Power Sound volume Min. Dark | Light ż Max. Tap the icon, and contrast will change on pattern B and the alarm changed in 4 steps. (It takes about 3 The THERMISTOR MENU is displayed and the temperature is displayed on the TEMPERATURE If it is OK, select CONT. In case of According to the indication of PRESS NICD ON' on the SWITCH If pattern A - F and automatic variation of contrast are proper, select CONT. If there is any defective point, select FAIL then The sound menu is automatically started and the sound volume is The THERMISTOR MENU an error, select FAIL then CONT. sec to terminate the process.) Operating procedure MENU, press the switch. Check and press CONT. will sound. column. CONT. Item -13 12 14 12

Check item	For sating the checker unit, refler to the attached shear. Sating attack to performed in advance to execution of the check.	Center: Center of LCD.	Constituting free free is straight.	-EBR" is displayed in the Itam which has an arror. Otach that.
Display	IR MENU	 Top paorly the control INTERPIPT PRESS HERE. Tang paginy the control of X PRESS HERE LIGHT. Tap havely the control of X PRESS HERE LIGHT. Tap havely the control of X PRESS HERE LIGHT. Tap havely the control of Y PRESS LIGHT. Tap havely the control of Y PRESS LIGHT. 	TABLET POSITION TABLET POSITION	Image: construct with the construct withe construct with the construct withe construct with the construc
Operating procedure	After completion of the SW MENU station, the IR MENU is automatically performed in the MENU is performed at terminated (It takes about 2 sec to terminate.)	Tap the tablets on the TABLET MENU in the sequence shown in the left column.	The display if youns as shown as those in the right. Put a solar and draw a line slowly from the top to the bottom.	When has DAR SERVICE MRUL s compared. The PRODUCTION MRUL shown the gives given. Note that the LCD mean that has to manu. Break, the sure to press LCD CHECK to check the sub minu.
Item	9	17		19

CHAPTER 6. TROUBLESHOOTING

Troubleshooting (When a overcurrent flows:)

1. When the ON current is abnormally large:

If an excessively large ON current flows when the diag is started normally (the OFF current is normal), the booster system power element may be defective or a short-circuit may be in the wiring.

If both the ON current and the OFF current are abnormal, the 5V system power related element may be defective or a short-circuit may be in the wiring.

The +5V system current can be measured with the total of the currents flowing through R28 and R64.

2. When the OFF current is abnormally large:

Under the OFF state, the power supply terminal may be defective, or a sticart-circuit may be in the +5V system power wiring. Or the power line is alive even the power switch is turned off.

(Especially be careful to the power system controlled by the DC ON.) Under the OFF state, all the power supplies except for the +5V DC are normally cut off. So check the power source which is on.


3. When the backup current is abnormally large:

A large OFF current may cause a large backup current. Therefore, first check for the cause of the large OFF current.

When measuring the OFF current, a current is supplied from the main battery, and the backup current is supplied from the backup battery. The circuit operations are the same as the case of the OFF current measurement.

Note: This circuit operation is based on the third trial model.

* Troubleshooting (The system doesn't start.)



VCC FAULT: When the VOUT is 4.5V or less, "L* is outputted from 3 pin (VDOUT) of the IC21. To prevent the IC21 3 pin from outputting "L* forcibly, float the IC21 3 pin.

BAT FAULT: When the battery voltage fails below 3V, "L" is outputted.

Note: This circuit operation is based on the third trial model.

* Circuit sequence

*1: Power ON

 When the power is supplied, if the input voltage is 3V or more, the power voltage is supplied to the IC21 (R55RMSH45B) 6 PIN (VDD) to output the regulate voltage of 5V.

This VOUT voltage is supplied to each element as +5VDC. (Power system diagram)

- 2. When -\$VDC is supplied, the power is supplied to the ASIC, starting oscillation of X2. The ASIC then turns DC ON signal active (from LOW to HIGH). When, however, the VCCD FAULT signal is inputted to the ASIC, the DC ON signal turns non-active (from HIGH to LOW). If LOW signal is not inputted to the CASIC, the DC ON signal is not putted to the VCC AULT and the BAT FAULT, the DC ON remains HIGH and is inputted to the ICG (EMAC), summit the ICG is input (2m) HIGH, supplying 33V from the ICTS 3 pin to the 40MHz oscillator (X1), starting oscillation of X1.
- When the address buses of the CPU (ARM610), the ASIC, the SRAM, and the ROM operate normally, and when all data buses operate normally, and when the ROM data are rad normally, the ASIC outputs the LCD DC CLK from 36 pin. This LCD DC CLK signal serves as the reference oscillation clock for each booster circuit.

After that, the ASIC turns 31 pin LCDLVCON to HIGH, activating the LVC (SC3611), and displaying the LCD screen. The system is started in the above sequence.

*2: When the power is turned off by the software:


- When the power is turned off by the power switch operation on the OS, or when it is turned off during a diag operation, the ASIC performs OFF process of each gate, turns the DC ON to LOW, and stops 40MHz clock. After that, the RAM, the ASIC, etc. are backed up by -5VDC.
- 2. This state is held until the command of power ON is given to the ASIC by POWER SW operation or software control. However, when the power voltage fails below 3V, the IC33 inputs the LOW level of BAT FAULT signal to the ASIC. In this case, the system is not restanted until the input voltage rises to 3V or more. In addition, the memory data are not restande if the backup voltage is supplied. The unret which is supplied from the input power to the unit is the OFF current of the unit.
- x3: When the backup battery is set, the power is turned off by the software, and the input power voltage is cut off. The circuit operates similarly to the descriptions in x2. When the input power voltage is cut off, the backup battery supplies the power to -SVDC.

The current which is supplied from the backup battery to the unit is the backup current of the unit.

Note: This circuit operations are based on the third trial model.

(1) IR unit attachment and soldering

- Fold the two pawls down inside and solder them.
- * When folding the pawls, use the base plate in order not to apply a stress to the PWB.




* Soldering temperature should be Max. 320°C (within 5 sec).

- (Note) Attach the parts closery once the FWB. (Note) Attach the parts closery once the FWB. (Note) Attach the parts closery once the FWB. (Note) Attach the parts closery once the FWB.
 - * If there is a float (improper attachment), NI-Cd detection cannot be performed in the set condition.
 - * Use solder of 0.8 (diameter). (No need to cut.) (KR19RMA, diameter of 0.5)

 Soldering temperature should be Max. 320°C (within 5 sec). (Excessive heat may cause malfunctions.)

(2) Ni-Cd detection switch positioning and soldering


- (3) 8 pin jack positioning, lead bending and soldering
- (4) 2 pin jack positioning and soldering



× Soldering temperature should be Max. 320°C (within 5 sec).

- * If there is a float, the 8 pin cable cannot be inserted under the set state.
- * Soldering is made in 11 positions.






* If there is a float, the 2 pin cable cannot be inserted under the set state.

(5) Power ON/OFF switch positioning and soldering

* If there is a float, the power ON/OFF control may be malfunction under the set state.



* Soldering temperature should be Max. 320°C (within 5 sec).

(6) Thermistor lead cutting and soldering temperature

The Intermistor (ip should be free from seal glue, etc. No good Cut (Cut the section under the projection.)

 Soldering temperature should be Max. 300°C (within 5 sec). (Use a soldering iron with temperature adjustment function.)

* Solder the thermistor lead so that it is covered completely.

(7) Soldering temperature of the crystal oscillator should be Max. 300°C (within 5 sec).

*Do not apply a stress to the base section of the lead of the crystal oscillator.



Pick the base section of the clystal lead with tweezers to dissipateheat when soldering.

* Do not apply a stress to the base section of the lead of the crystal oscillator.

 Soldering temperature should be Max. 300°C (within 5 sec). (Use a soldering iron with temperature adjustment function.)


* Note: Be careful to keep the soldering iron away from the ????????? of the crystal oscillator. (8) Electrolytic capacitor forming and lead cutting



Do not apply force to the base of the electrolytic capacitor base.




*Bend the electrolytic capacitor lead, temporarily fix it , and solder it.



* When cutting the electrolytic capacitor lead, be careful not to damage the other adjacent parts with nippers.

* Soldering temperature should be Max. 320°C (within 5 sec).

(9) Coil soldering and lead cutting



- Insert the projection closely into the PWB hole. (There should be no float.)
- * If there is a float, the cabinet is damaged.




* When cutting the lead, be careful not to damage the adjacent chips and parts.

* Soldering temperature should be Max. 320°C (within 5 sec).

(10) Main power pins (+)(-) soldering (Soldering conditions)


Conditions	(+)(-) pins
Soldering capacity	40W
Soldering tip temperature	320 - 360°C
Soldering time	4 ~ 5 sec.
Solder diameter 0.8	KR19RMA¢0.8

* There should be no solder balls (especially on the pattern.)



(11) Backup battery pins (+)(-) soldering (Soldering conditions)

Conditions	(+)(-) pins
Solder capacity	40W
Soldering tip temperature	320 - 360°C
Soldering time	4 ~ 5 sec.
Solder diameter 0.8	KR19RMAc0.8



"When covering the patturn, solder it (The power pin lead must be covered with solder.)



(12) Backup battery sheet attachment


*Attach to the inside line of the backup battery terminal (-). (Do not protrude it from the inside line.)



*Attach the sheet so that it does not cover the PWB hole (for slider C).

(13) IC card insulation sheet attachment

 Visually check the shaded section with a magnifier. (Must be free from solder ball and foreign materials.)




Positioning reference

② Remove the separation sheet from one side.



② Remove the separation sheet in the other side and attach the insulation sheet.

> "When removing the separation sheet, operate the diswcharge blower.



* When attaching, press with fingers to attach firmly. (Use special care to attach the fringes without floats or bubbles.)

